Characterization of Enhancement AlInN/GaN Hemts using Partial P-Type GaN Gate

Authors

  • Dilip Jaiswal Dept. of Electronics and Telecommunication, Jodhpur National University, Jodhpur, India
  • Nandkishor Chavan Dept. of Electronics and Telecommunication, Jodhpur National University, Jodhpur, India
  • Hemant Pardeshi Dept. of Electronics and Telecommunication, Jodhpur University, Kolkata, India
  • Swati Sharma Dept. of Electronics and Telecommunication, Jodhpur National University, Jodhpur, India

Keywords:

Enhancement mode (E-mode), HEMT, p-GaN, AlInN/GaN

Abstract

This work attempts to characterize the Enhancement mode (E-mode) AlInN/GaN HEMT devices implemented using p-GaN gate for getting positive threshold voltage (Vt). The device channel consists of a lattice-matched wideband Al0.83In0.17N and narrowband GaN layers, along with p-GaN layer below the E-mode device. The 2D Sentaurus TCAD simulation is done using the hydrodynamic model. The simulation model is calibrated with the initially published experimental result. A comprehensive, quantitative investigation of transfer characteristics, transconductance, gate capacitance, gate leakage and RF gain for E-mode devices is done. The E-mode device exhibit a Vt of + 1.0 V. This new device exhibit almost similar transconductance characteristics. The E-mode device shows lower off-state leakage current, higher ION/IOFF ratio and lower SS. These results demonstrate the feasibility for fabricating an E-mode AlInN/GaN HEMT device which is extremely desirable for high speed and high-frequency applications.

 

References

J J. Kuzmik, “Power Electronics on InAlN/(In)GaN: Prospect for a Record Performance”, IEEE Electron Device Letters, Vol.22, Issue.1, pp.510-512, 2001.

L. R. Khoshroo, C. Mauder, W. Zhang, “ Optimisation of AlInN/GaN HEMT structures”, Physica Status Solidi-C, Vol.5, Issue.1, pp.2041-243, 2008.

F. Medjdoub, J. F. Carlin, M. Gonschorek, “Can InAlN/GaN be an alternative to high Power/high temperature AlGaN/GaN devices?”, International Electron Devices Meeting IEDM-06, CA, pp.1-4, 2006.

F. Medjdoub, M. Alomari, J.-F. Carlin, “Barrier-Layer Scaling of InAlN/GaN HEMTs”, IEEE Electron Device Letters, Vol.29, Issue.5, pp.422-425, 2008.

M. Alomari, F. Medjdoub, J.F. Carlinet, “InAlN/GaN MOSHEMT With Self-Aligned Thermally Generated Oxide Recess”, IEEE Electron Device Letters, Vol.30, Issue.11, pp.1131-1133, 2009.

Z. H. Feng, Y. G. Zhou, S. J. Cai, Kei. May. Lau, “Enhanced thermal stability of the twodimensional electron gas in GaN∕AlGaN∕GaN heterostructures by Si3N4 surface-passivation induced strain solidification”, Applied Physics Letters, Vol.85, Issue.22, pp.5248-5250, 2004.

Hiroki, H. Yokoyama, N. Watanabe, T. Kobayashi, “High-quality InAlN/GaN heterostructures grown by metal – organic vapor phase epitaxy”, Superlattice and Microstructures, Vol.40, Issue.4, pp.214-218, 2006.

A. Dadgar, F. Schulze, A. Diez, “High-sheet-charge – carrier-density AlInN∕GaN field effect transistors on Si (111)”, Applied Physics Letters, Vol.85, Issue.22, pp.5400-5402, 2004.

M. Kanamura, "Enhancement-Mode GaN MIS-HEMTs With n-GaN/i-AlN/n-GaN Triple Cap Layer and High- k Gate Dielectrics", in IEEE Electron Device Letters, Vol. 31, No.3, pp.189-191, 2010.

W. B. Lanford, T. Tanaka ,Y. Otoki , I. Adesida, “High-performance InP-based enhancement-mode HEMTs using non-alloyed ohmic contacts and Pt- based buried-gate technologies”, Electronics Letters, Vol.41, Issue.7, pp.449-450, 2005,

K. J. Chen, T. Enoki, K. Maezawa, K. Arai, “Enhancement-Mode AlGaN/AlN/GaN High Electron Mobility Transistor with Low On- State Resistance and High Breakdown Voltage”, IEEE Transactions on Electron Devices, Vol.43, Issue.2, pp.252-257, 1996.

M. Alomari, "InAlN/GaN MOSHEMT With Self-Aligned Thermally Generated Oxide Recess", IEEE Electron Device Letters, Vol.30, Issue.11, pp.1131-1133, 2009.

H. Pardeshi, G. Raj, S. Pati, N. Mohankumar, C.K. Sarkar, “Influence of barrier thickness on AlInN/GaN underlap DG MOSFET device performance”, Superlattices and Microstructures, Vol.60, Issue.1, pp.47–59, 2013.

Downloads

Published

2017-06-30

How to Cite

[1]
D. Jaiswal, N. Chavan, H. Pardeshi, and S. Sharma, “Characterization of Enhancement AlInN/GaN Hemts using Partial P-Type GaN Gate”, Int. J. Sci. Res. Net. Sec. Comm., vol. 5, no. 3, pp. 95–98, Jun. 2017.

Issue

Section

Research Article

Similar Articles

1 2 > >> 

You may also start an advanced similarity search for this article.