Full Paper View Go Back

Design and Development of Reconfigurable Multiprocessor Architecture for Embedded Systems

SM. Kalyankar1 , SD. Sawarkar2

1 Dept. of Electronics and Telecommunication Department, DMCE, Airoli, India.

Correspondence should be addressed to: shubhangikatke@gmail.com .


Section:Review Paper, Product Type: Journal
Vol.5 , Issue.1 , pp.34-37, Apr-2017

Online published on Apr 30, 2017


Copyright © SM. Kalyankar, SD. Sawarkar . This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
 

View this paper at   Google Scholar | DPI Digital Library


XML View     PDF Download

How to Cite this Paper

  • IEEE Citation
  • MLA Citation
  • APA Citation
  • BibTex Citation
  • RIS Citation

IEEE Style Citation: SM. Kalyankar, SD. Sawarkar, “Design and Development of Reconfigurable Multiprocessor Architecture for Embedded Systems,” International Journal of Scientific Research in Network Security and Communication, Vol.5, Issue.1, pp.34-37, 2017.

MLA Style Citation: SM. Kalyankar, SD. Sawarkar "Design and Development of Reconfigurable Multiprocessor Architecture for Embedded Systems." International Journal of Scientific Research in Network Security and Communication 5.1 (2017): 34-37.

APA Style Citation: SM. Kalyankar, SD. Sawarkar, (2017). Design and Development of Reconfigurable Multiprocessor Architecture for Embedded Systems. International Journal of Scientific Research in Network Security and Communication, 5(1), 34-37.

BibTex Style Citation:
@article{Kalyankar_2017,
author = {SM. Kalyankar, SD. Sawarkar},
title = {Design and Development of Reconfigurable Multiprocessor Architecture for Embedded Systems},
journal = {International Journal of Scientific Research in Network Security and Communication},
issue_date = {4 2017},
volume = {5},
Issue = {1},
month = {4},
year = {2017},
issn = {2347-2693},
pages = {34-37},
url = {https://www.isroset.org/journal/IJSRNSC/full_paper_view.php?paper_id=243},
publisher = {IJCSE, Indore, INDIA},
}

RIS Style Citation:
TY - JOUR
UR - https://www.isroset.org/journal/IJSRNSC/full_paper_view.php?paper_id=243
TI - Design and Development of Reconfigurable Multiprocessor Architecture for Embedded Systems
T2 - International Journal of Scientific Research in Network Security and Communication
AU - SM. Kalyankar, SD. Sawarkar
PY - 2017
DA - 2017/04/30
PB - IJCSE, Indore, INDIA
SP - 34-37
IS - 1
VL - 5
SN - 2347-2693
ER -

1068 Views    570 Downloads    459 Downloads
  
  

Abstract :
In Today’s world, Embedded systems are the brains of almost all digital and industrial control systems.Modern digital systems demand increasing electronic resources, so the multiprocessor platforms are a suitable solution for them which provides better results in terms of area, speed, and power consumption compared to traditional uniprocessor digital systems. Reconfigurable multiprocessor systems are a particular type of embedded system, implemented using reconfigurable hardware. In this paper, Design methods and challenges are discussed. Advances in FPGA technology are leading to more powerful systems in terms of processing and flexibility. Flexibility is one of the strong points of this kind of system, and multiprocessor systems can even be reconfigured at run time, allowing hardware to be adjusted to the demands of the application. Multiprocessor Systems-on-Chip (MPSoC) represent an important trend in digital embedded electronic systems. Although hardware support for parallel computationis increasingly available in embedded processing platforms, there is a distinct lack of effective software support. One of the most important issues with regards to such systems is communication between processors. Now communication in different controllers can be done mainly by two ways i.e. by using I2C and SPI protocol. But there are some limitations of these two protocols which are discussed in this paper and how it can be overcome by using our proposed protocol. Here, in this project, a new method for communication is proposed for an embedded system having multiple peripherals on the board. The adapted arrangement is parallel and hence is more faster way to communicate. This Paper will provide in-depth description of the Reconfigurable Distributed Computing Arrangement of On-board Multiprocessor Communication for Embedded Systems and will investigate its merits & demerits.

Key-Words / Index Term :
Embedded Systems, I2C,SPI, FPGA,MPSoC, Multiprocessor Communication

References :
[1]. Myke Predko, “Programming and Customizing the 8051 Microcontroller”, Tata McGraw-Hill, Inida, pp.157-167, 1999.
[2]. Shibu K.V., “Introduction To Embedded Systems” Published by Tata McGraw-Hill Education, Inida, pp.1-478, 2009,
[3]. Dogan Ibrahim, “Microcontroller Projects in C for the 8051”, Newnes, pp.29-161, 2008.
[4]. KJ. Ayala, “The 8051 Microcontroller Architecture, Programming And Applications”, WEST PUBLISHING COMPANY, USA, pp.131-197, 1993.
[5]. Michael J. Pont, Embedded C, Edition 2002, Addison Wesley, Page: 57-87,217.
[6]. N. Lekic, Z. Mijanovic, D. Gobovic, R. Dragovic-Ivanovic, “The simple multiprocessor communication system”, 9th International Conference on Electronics Circuits and Systems, Dubrovnik, pp.1039-1042, 2002.
[7]. S. Iyengar, N. Apte, A. A. Roy, S. Sanyal, N. M. Singhi, WuGeng Feng, “A multiprocessor communication architecture for high speed networks”, 1993 IEEE Region 10 Conference on Computer Communication Control and Power Engineering, Beijing (China), pp.262-265, 1993.
[8]. Karan Patel, Suraj Panigrahiya, Amit Pawar, Akash Survase, “Opencv Based Virtual Touch Screen For Robotic Navigation”, International Journal of Students Research in Technology & Management, International Journal of Students Research in Technology & Management, Vol.2, Issue.6, pp.196-198, 2015.

Authorization Required

 

You do not have rights to view the full text article.
Please contact administration for subscription to Journal or individual article.
Mail us at ijsrnsc@gmail.com or view contact page for more details.

Impact Factor

Journals Contents

Information

Downloads

Digital Certificate

Go to Navigation